TechQA.

Question

synopsys dc_shell get_attribute number of digits

score 2489 · Answer 1 · 2015-06-12T07:17:44.637000

0

Answer

2489

Views

synopsys dc_shell get_attribute number of digits

2.4k views Asked by marco6 At 12 June 2015 at 07:17

score 15688 · Answer 2 · 2014-11-11T09:21:21.460000

SystemVerilog: How to connect C function using DPI call in VCS simulator?

15.6k views Asked by SomethingSomething At 11 November 2014 at 09:21

score 511 · Answer 3 · 2023-10-13T05:38:22.520000

Synopsys VCS message severity change from error to warning

511 views Asked by Emman At 13 October 2023 at 05:38

score 235 · Answer 4 · 2023-12-20T08:18:52.183000

ERROR while coverity scan : No snapshot in stream has analysis summaries

235 views Asked by Shrilaxmi At 20 December 2023 at 08:18

score 1275 · Answer 5 · 2019-12-19T13:52:59.770000

In synopsys VCS, how can I get the raw RTL verilog output file?

1.2k views Asked by user5888527 At 19 December 2019 at 13:52

score 617 · Answer 6 · 2021-02-16T20:10:42.777000

Running a command on multiple files using TCL script

617 views Asked by avi1987 At 16 February 2021 at 20:10

score 649 · Answer 7 · 2021-03-11T06:24:31.997000

What is -quiet in TCL

649 views Asked by Prafull Kumbhar At 11 March 2021 at 06:24

score 3058 · Answer 8 · 2014-08-18T21:41:05.827000

Viewing enum names in vcs ucli

3k views Asked by Unn At 18 August 2014 at 21:41

score 644 · Answer 9 · 2016-05-04T19:27:07.037000

low power circuit design in verilog and calculate power for different input sequences

644 views Asked by Snigdha203 At 04 May 2016 at 19:27

score 726 · Answer 10 · 2020-05-21T08:36:02.180000

SystemVerilog Concurrent Assertion Sequence Dynamic Length

726 views Asked by Daniel At 21 May 2020 at 08:36

score 5145 · Answer 11 · 2020-05-21T17:01:27.610000

How to use Find Scope in Synopsys Verdi

5.1k views Asked by Brian R At 21 May 2020 at 17:01

score 4566 · Answer 12 · 2014-02-06T18:57:35.097000

Synopsys VCS Warning for `define redefined

4.5k views Asked by Jean At 06 February 2014 at 18:57

score 309 · Answer 13 · 2021-12-08T07:48:19.367000

TCL processing arguments template, why [set argv {}]

309 views Asked by Phantom At 08 December 2021 at 07:48

score 433 · Answer 14 · 2021-03-24T16:58:57.777000

System Verilog: clocking block effects propagation

433 views Asked by atadocca At 24 March 2021 at 16:58

score 167 · Answer 15 · 2021-03-31T22:22:39.470000

Verilog always vs assign

167 views Asked by Jean At 31 March 2021 at 22:22

score 6260 · Answer 16 · 2014-09-16T12:00:33.537000

why I am not allowed to define unpacked array variable by 8'CC in system verilog?

6.2k views Asked by Megha Brahmbhatt At 16 September 2014 at 12:00

score 8956 · Answer 17 · 2014-09-21T05:05:19.887000

How do I fix "Error-[ICPSD] Invalid combination of drivers"?

8.9k views Asked by codewarrior453 At 21 September 2014 at 05:05

score 12068 · Answer 18 · 2014-09-25T19:23:08.397000

Get system time in VCS

12k views Asked by Jean At 25 September 2014 at 19:23

score 646 · Answer 19 · 2018-04-27T09:03:02.850000

Is it possible to fully compile a module and then instantiate it in a testbench separately?

646 views Asked by Ginty At 27 April 2018 at 09:03

score 304 · Answer 20 · 2023-02-20T08:01:57.677000

Checking for amount of open files while running SystemVerilog testbench

304 views Asked by miner_kai At 20 February 2023 at 08:01

TechQA.

List Question

synopsys dc_shell get_attribute number of digits

SystemVerilog: How to connect C function using DPI call in VCS simulator?

Synopsys VCS message severity change from error to warning

ERROR while coverity scan : No snapshot in stream has analysis summaries

In synopsys VCS, how can I get the raw RTL verilog output file?

Running a command on multiple files using TCL script

What is -quiet in TCL

Viewing enum names in vcs ucli

low power circuit design in verilog and calculate power for different input sequences

SystemVerilog Concurrent Assertion Sequence Dynamic Length

How to use Find Scope in Synopsys Verdi

Synopsys VCS Warning for `define redefined

TCL processing arguments template, why [set argv {}]

System Verilog: clocking block effects propagation

Verilog always vs assign

why I am not allowed to define unpacked array variable by 8'CC in system verilog?

How do I fix "Error-[ICPSD] Invalid combination of drivers"?

Get system time in VCS

Is it possible to fully compile a module and then instantiate it in a testbench separately?

Checking for amount of open files while running SystemVerilog testbench

Popular Questions

Popular Tags

Trending Questions