List Question
20 TechQA 2024-03-28T10:21:05.520000How do I diagnose and fix COMP96 ERROR COMP96_0055 and COMP96 ERROR COMP96_0056 when using Vunit to run my VHDL test bench
39 views
Asked by Anthony Buckley
Natural number not overflowing in Aldec ActiveHdl
84 views
Asked by jo132123sda
Why do I get run time fatal error - Range width expression must be positive - for my up counter design?
91 views
Asked by MD. SHAZZAD HOSSAIN
Error: COMP96_0207: Tarea_MUX_39203394.vhd : (53, 2): No actual specified for local port "SEL"
34 views
Asked by SaLi MuGa
Why are modules not connected to each other?
109 views
Asked by MohammadReza
VHDL testbench code not showing output result of 1bit fulladder
630 views
Asked by bhaggya umayangana salwathura
I have the following errors appearing on my code, I don't know what they mean neither know how to fix them
1.5k views
Asked by xxs899
Function to_hstring from std.textio is not working [VHDL]
4.5k views
Asked by Петр Воротинцев
High impedance signal does not enter the test bench [VHDL]
438 views
Asked by Петр Воротинцев
cocotb simulation with Aldec
165 views
Asked by M.X
Verilog and condition for Always block
2k views
Asked by TomatoLV
Output array won't take the value of an array register
196 views
Asked by TomatoLV
MachX03 library error in Active-hdl for fpga simulation
976 views
Asked by user169808
My outputs in 4bits fullAdder are always z and don't change
523 views
Asked by saba safavi
Signal initialization VHDL
620 views
Asked by AudioBubble
PS2 Keyboard interface runs smoothly in Active-HDL simulator, but not working on Nexys2 Board
196 views
Asked by motiondev
How to find frequency of a clock divider ?
681 views
Asked by Alexandru Prodan
How can i solve bugs of my vhdl fifo memory?
136 views
Asked by Alexandru Prodan
Converting VHDL logic vectors to user-defined strings for simulation
1.2k views
Asked by Mark Feldman
How to use microsoft visual studio as default text editor in Active-hdl
466 views
Asked by amin saffar