I am attempting to create a time delay that will synthesize, and not just work in my simulation. The delay needs to be 1.439548 ms or as close as possible to that precision. I am using Lattice Diamond and a MACHX02 7000HE FPGA. The delay is used to wait the specified time required between data transactions. So far I am using an internal oscillator to run a separate counter which is used to spit out my data one bit at a time at the specified time intervals (using 2.15Mhz at 38400 baud). Do I need to use another clock/counter for my delay? If so, is anyone familiar with how to define and use a clock with this board? I am very confused and this is the last requirement for my program. Any help is appreciated.
Creating a time delay in Verilog that can be synthesized
601 views Asked by user3780413 At
1
There are 1 answers
Related Questions in TIME
- I need help to understand the time wich my simple ''hello world'' is taking to execute
- What would be the most efficient way to store multiple sets of fixed arrays (std::vector)?
- C++ : Is there an objective universal way to compare the speed of iterative algorithms?
- (React)At rendering, initial value of zustand comesout firstly Please, give me your opinions
- Time not correct in "Device explorer" (device manager ; android studio)
- Countdown to varying payday in Javascript
- Time Limit Exceeded, Leetcode problem, 3Sum, 308 / 313 testcases passed, Why is it slow? Python
- Print time stamp in c
- TIMESTAMP Field - UTC <> Local TimeZone
- How to carry Last 24 hours value in time filter from one dashboard to another dashboard in Splunk
- Is there a way to get daylight savings time info for non local timezones
- Can I print '1' n times without using a loop in C programming?
- Embedded Linux board using a GPIO-PPS (without GPS, etc.) for time conditioning - ppstest can SEE the signal and report, but no time conditioning
- Converting streamlit library time input to milliseconds since epoch
- latest version of redshift with crazy compile times
Related Questions in DELAY
- How to use dynamic value for start_in using environment variable in gitlab pipeline child job
- Time Delay while sending data through UART using WriteFile intervally for some duration
- Joomla 5..0.3 delay in search
- How to make a proper delay in a microcontroller?
- ID getting lost during delayed job
- Hangfire - Execution function time is not match with the scheduled job time
- Tkinter and animation.FuncAnimation accumulating delay and freeze GUI
- PyWinAuto.Application().connect(pid).window(windowName).send_keystrokes take way longer than keyboard.press()
- I struggle with a basic feedback delay network
- Nucleo STM32L4 non blocking timer within interrupt
- How to add delay
- How to know if someone has read a post based on time to read
- Webrtc recording delay on windows
- Calling a function after updateable delay in C++?
- Ultrasonic Sensor With Interrupts on Nucleo board Inaccurate
Related Questions in VERILOG
- Error message coming up when compiling iVerilog Code
- Communicate/transfer data between two different programs. JAVA & VERILOG
- Spiking neural network on FPGA
- Matrix Multiplication Testbench Yields Inconsistent Results
- Formal verification of state machine with SymbiYosys not giving expected results
- How to compile only the changed files in Verilator?
- 4-bit ALU SLT operation
- How to connect combo code to a module's interface modport?
- 4-bit ALU using 1-bit ALU in verilog
- Is there a difference when using the ternary operator in always and assign statements?
- Verilog Implementation: Detecting Overflow and Rolling Up Result
- IO placement is infeasible error in Vivado
- How do I deploy this polynomial multiplication algorithm to verilog
- always block not always triggering at event
- Multiple modules in FSM and how it's working?
Related Questions in SYNTHESIZE
- How to move sram to top hierarchy in Chisel3/Firrtl
- System Verilog parameterize Module Name
- 16bit multiplier vhdl code synthesize error
- How do you translate a @synthesize protocol variable in Swift?
- Are Custom Synthesized Conditional Conformances Possible in Swift?
- Fixing statement not synthesizable since it does not hold its value under NOT(clock-edge) condition
- Is Verilog code with disable named block operation synthesizable?
- Synthesize-able delay in Verilog
- How can I improve my code to reduce the synthesis time?
- with ARC: how to implement a custom atomic property?
- is subclass re-synthesized variable the same as its superclass
- What are the circumstances that cause a @property to not automatically create an instance variable?
- Loading NSURLRequest on webView from a different class.
- Unknown type name error in Xcode 6
- Objective-C public get set method for private property
Related Questions in LATTICE-DIAMOND
- PLL not showing output on ModelSim
- (VHDL-1154) near 'std_logic_vector' ; type conversion expects one single argument
- Lattice Diamond programmer, FPGA wont load from flash on power cycle
- Why doesn't Lattice Diamond use the sdc file?
- FPGA Timing Closure: How to constraint path between 2 clocks or how to force a hold on a path?
- How to include another file through LPF file in Lattice Diamond tool?
- Diamond/ModelSim post-route timing simulation problems
- Programming machxO2 from Linux
- VHDL, error message; has multiple drivers
- UART Transmitter only functions when embedded logic analyzer is running
- How to use un-bonded I/O cells in Lattice Diamond Verilog compilers
- how to properly access the lattice MachX02 SRAM address with pointers
- How to use the internal oscillator in an FPGA (Lattice MachXO3)?
- Security Program feature in Lattice Diamond
- Lattice Diamond v 3.11 on Linux: problem with ftdio_sio
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?
Popular Tags
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
Used internal oscillator and counter to get the right time delay. Counter value was determined by time required to output my 40 data bits at the 2.15 MHz frequency.