I am writing code to check the pulse width of the clock. I am storing the width of the pulse inside the queue. Since the simulation is going to run for 2 seconds, the size of the queue is going to enormous. I wanted to know what is the maximum size of the queue?
What is maximum size of the Queue in SystemVerilog?
1.1k views Asked by afzal junaidi At
1
There are 1 answers
Related Questions in SYSTEM-VERILOG
- Matrix Multiplication Testbench Yields Inconsistent Results
- How to connect combo code to a module's interface modport?
- Send transactions using test cases to random channels
- systemverilog assertion become vacuous match when it has if...else statement
- How can I write this SystemVerilog property without the use of a local variable?
- always block not always triggering at event
- How to write into 12 addresses at the same cycle in vivado and still be recognized as BRAM
- Continuous Assignment of Class Property
- No .vcd file found error, but I have used the $dump code
- Verifying all address locations of memory
- Logical Error in Verilog code for converting SR FF to JK FF
- system-verilog - cross cover between generate-loop instances
- Gate-Level Sim: Hold time violation between testbench and first registers?
- Multiple instances of covergroup based on parameter
- Illegal hierarchical reference through a let construct
Related Questions in VERIFICATION
- Error 553 5.7.2 [TSS09] When Sending Emails to Yahoo and Outlook
- Firebase/Google Cloud projects verification has no answer
- LinkedIn Posting API verification
- keep has_each for a list in Specman
- UVM agents - single/multiple?
- Meta for developers - Verification code too short
- UVM RAL: NULL pointer is dereference
- Check if a path exist in React Native
- Verification failed for Tuya IOS sdk in Flutter after Integration
- Add account verification and password recovery using tokens with react and postgres
- there is this problem in my next-oauthcongiguration it give me this error
- how to use python to split a logical statement and verify it one by one?
- How to generate a .dat file for verilator_coverage?
- delay-google-cloud-console-app-verification for 2 weeks without feedback
- Dafny linked queue implementation
Related Questions in ASIC
- Gate-Level Sim: Hold time violation between testbench and first registers?
- PRIMETIME | Issue linking hierarchal netlist
- STA of 2 clocks with the same frequency
- Is it possible to display coverage of a specific bin within a coverpoint in a logfile using the simvision tool?
- -> operator in the middle of a property
- Where does the third dimension (as in 4x4x4) of tensor cores come from?
- SystemVerilog Assertion does not fail when it should
- SystemVerilog : Port connection based on parameter
- Why this process is executed when the simulation starts
- What does Trace Enable mean in Lauterbach?
- Asynchronous FIFO depth calculation
- Systemverilog function synthesis - automatic vs static
- What is maximum size of the Queue in SystemVerilog?
- Using firmware on ASIC simulation environment
- SystemVerilog: writing into an array using a write pointer
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?
Popular Tags
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
When I look in the IEEE Std 1800-2017, section 7.10 Queues, I do not see a maximum size for a queue explicitly specified. In that case, I would assume that you can not rely on it to be any specific value. It might depend on your simulation software and on your OS.
I do see this in the Std:
intis specified as signed 32-bit. Perhaps we can assume a maximum of about 2 billion.In order to avoid having a huge queue, you should check the pulsewidth on every cycle of the clock. There should be no need to wait until the end of the simulation.